Filing Date: September 10, 2003

Title: ADAPTIVE EQUALIZATION USING A CONDITIONAL UPDATE SIGN-SIGN LEAST MEAN SOUARE ALGORITHM

IN THE CLAIMS

Please amend the claims as follows:

1. (Currently Amended) A circuit An apparatus comprising:

a circuit including a discrete-time FIR (Finite Impulse Response) filter comprising n multiplier units to implement a filter response $[\bar{h}(t)]_i$, i=0,1,...,n-l, where t is a time index, the FIR filter to filter a discrete-time sequence of input voltages x(t) to provide a sequence of filtered output voltages z(t) where $z(t) = \sum_{i=0}^{n-1} [\bar{h}(t)]_i x(t-i)$; and

a data generator coupled to the discrete-time FIR filter, the data generator to provide a discrete-time sequence of desired voltages d(t), t = 1, 2, ..., T;

wherein for t=1,2,...,T, the filter response satisfies an update relationship $[\bar{h}(t+1)]_i = [\bar{h}(t)]_i + \mu[\operatorname{sgn}\{d(t)\} - \operatorname{sgn}\{z(t) - Kd(t)\}] \operatorname{sgn}\{x(t-i)\}, i=0,1,...,n-1, \text{ where, } \mu \text{ and } K \text{ are scalars and sgn } \{\} \text{ denotes sign.}$

- (Currently Amended) A circuit The apparatus as set forth in claim 1, wherein each
 multiplier unit comprises a voltage-to-current converter and a current steering digital-to-analog
 converter.
- (Currently Amended) A-circuit The apparatus as set forth in claim 1, wherein the voltages x(t), z(t), and d(t) are differential voltages.
- (Currently Amended) A circuit An apparatus comprising:

a circuit including a discrete-time FIR (Finite Impulse Response) filter to filter a discrete-time input sequence of voltages x(t) where t is a discrete-time index, to provide, for t=1,2,...,T, a voltage indicative of $z(t)=\sum_{i=0}^{n-1} [\bar{h}_i(t)]_i x(t-i)$ where $[\bar{h}_i(t)]_i, i=0,1,...,n-1$ are n weights indexed by t;

Title: ADAPTIVE EQUALIZATION USING A CONDITIONAL UPDATE SIGN-SIGN LEAST MEAN SQUARE ALGORITHM

a data generator <u>coupled to the filter</u> to provide a discrete-time sequence of desired voltages d(t), t = 1, 2, ..., T;

- a latch circuit coupled to the filter to provide, for t = 1, 2, ..., T, a voltage indicative of sgn $\{z(t) Kd(t)\}$ where K is a weight and sgn $\{\}$ denotes the sign function;
- a digital summer <u>coupled to the filter</u> to provide, for t = 1, 2, ..., T, n voltages indicative of $sgn\{d(t)\} sgn\{z(t) Kd(t)\}$, i = 0, 1, ..., n-1,
- a digital multiplier coupled to the filter to provide, for t = 1, 2, ..., T, n voltages indicative of $\mu[sgn\{d(t)\} sgn\{z(t) Kd(t)\}]sgn\{x(t-i)\}$, i = 0, 1, ..., n-1, where, μ is a weight;
- a digital summer and a delay element coupled to the filter to provide to the FIR filter, for t=1,2,...,T,n voltages indicative of $[\bar{h}(t)]_i + \mu[\operatorname{sgn}\{d(t)\} \operatorname{sgn}\{z(t) Kd(t)\}]\operatorname{sgn}\{x(t-i)\}, i = 0,1,...,n-1$ so that for t=1,2,...,T the weights $[\bar{h}(t+1)]_i, i=0,1,...,n-1$ are given by $[\bar{h}(t+1)]_i + [\bar{h}(t)]_i + \mu[\operatorname{sgn}\{d(t)\} \operatorname{sgn}\{z(t)\} Kd(t)\}]\operatorname{sgn}\{x(t-i)\}, i=0,1,...,n-1$.
- 5. (Currently Amended) A-eireuit The apparatus as set forth in claim 4, the FIR filter comprising n multiplier units, each multiplier unit, denoted as multiplier unit(i), i = 0,1,...,n-1, each multiplier unit(i), i = 0,1,...,n-1, comprising:
- a voltage-to-current converter(i) to provide as output a current $I_{VC}(i)$ indicative of the voltage x(t-i); and
- a current steering digital—to—analog converter(i) to shunt a portion of $I_{VC}(i)$ to provide as output at time t a current indicative of $\lceil \bar{h}_t(t) \rceil_{t}$, x(t-i).
- (Currently Amended) A circuit The apparatus as set forth in claim 5, further comprising:
 a multiplier unit comprising:
- a voltage-to-current converter to provide as output a current I_{VC} indicative of the voltage d(t); and
- a current steering digital-to-analog converter to shunt a portion of I_{VC} to provide as output at time t a current indicative of Kd(t).
- 7. (Currently Amended) A eircuit The apparatus as set forth in claim 4, wherein the voltages x(t), z(t), and d(t) are differential voltages.

Serial Number: 10/660,228 Filing Date: September 10, 2003

Title: ADAPTIVE EQUALIZATION USING A CONDITIONAL UPDATE SIGN-SIGN LEAST MEAN SQUARE ALGORITHM

- 8. (Currently Amended) A computer system comprising:
- a board comprising a [[fist]] $\underline{\text{first}}$ transmission line [[an]] $\underline{\text{and}}$ a second transmission line; and
- a receiver coupled to the first [[an]] <u>and</u> second transmission lines, the receiver comprising:
- a discrete-time FIR (Finite Impulse Response) filter comprising n multiplier units to implement a filter response $[\bar{h}(t)]_i$, $i=0,1,\dots,n-1$ where t is a time index, the FIR filter to filter a discrete-time sequence of input voltages x(t) to provide a sequence of filtered output voltages z(t) where $z(t) = \sum_{i=0}^{n-1} [\bar{h}(t)]_i x(t-i)$; and

a data generator to provide a discrete—time sequence of desired voltages d(t), t = 1,2,...,T;

wherein for t=1,2,...,T, the filter response satisfies an update relationship $[\bar{h}(t+1)]_i=[\bar{h}(t)]_i+\mu[\operatorname{sgn}\{d(t)\}-\operatorname{sgn}\{z(t)-Kd(t)\}]\operatorname{sgn}\{x(t-i)\}, i=0,1,...,n-1$ where μ and K are scalars and $\operatorname{sgn}\{\}$ denotes sign.

- (Original) The computer system as set forth in claim 8, wherein each multiplier unit comprises a voltage-to-current converter and a current steering digital-to-analog converter.
- 10. (Original) The computer system as set forth in claim 8, wherein the voltages x(t), z(t), and d(t) are differential voltages.